

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H04L 25/03, H04N 7/66, 7/24, H04L 27/34		A1	(11) International Publication Number: WO 96/02100
			(43) International Publication Date: 25 January 1996 (25.01.96)
(21) International Application Number: PCT/US95/08174		(81) Designated States: BR, CA, CN, JP, KR, MX, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 29 June 1995 (29.06.95)			
(30) Priority Data: 08/272,181 8 July 1994 (08.07.94) US		Published With international search report.	
(71) Applicant: ZENITH ELECTRONICS CORPORATION [US/US]; Zenith Center, 1000 Milwaukee Avenue, Glenview, IL 60025 (US).			
(72) Inventors: CITTA, Richard, W.; 739 North Columbian, Oak Park, IL 60302 (US). WILLMING, David, A.; 658 Charter Hall Drive, Palatine, IL 60067 (US).			
(74) Agent: CHRYSTAL, John, J.; Ladas & Parry, 224 S. Michigan Avenue, Chicago, IL 60604 (US).			

BEST AVAILABLE COPY

(54) Title: TRELLIS CODED MODULATION SYSTEM FOR HDTV



(57) Abstract

A trellis coded modulation system comprises a source of successive 2-bit data symbols X_1, X_2 arranged in a frame format wherein each frame comprises a plurality of data segments each including a plurality of groups of interleaved data symbols. Each group of interleaved data symbols is separately coded by a precoder (32a) and convolution encoder (32b) to derive coded output symbols Z_0, Z_1, Z_2 , which are mapped to respective 8-level symbols for transmission together with periodically generated frame and segment sync symbols. The received signal may be filtered by a linear filter (42), e.g. a comb filter (42), to reduce co-channel interference and each group of filtered symbols is applied to a respective first Viterbi decoder (44) for estimating data bits X_1, X_2 . Each first decoder (44) preferably comprises a reduced complexity Viterbi decoder (44) responsive to a partial representation of the state of the linear filter (42). Each group of received symbols may also be directly applied to a respective second Viterbi decoder (46) for estimating data bits X_1, X_2 . Estimated data bits X_1, X_2 from the first or second decoders (44 or 46) are selected for further processing.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

TRELLIS CODED MODULATION SYSTEM FOR HDTVBackground of the Invention

The present invention relates to trellis coded modulation (TCM) transmission and reception systems and particularly concerns the use of TCM in a high definition television (HDTV) application.

Trellis coded modulation is a well known technique for improving the performance of digital transmission and reception systems. Improvements can be achieved in S/N performance at a given power level or alternatively, the transmitted power required to achieve a given S/N performance can be reduced. In essence, TCM comprises the use of a multi-state convolution encoder to convert each k input data bits of an input sequence of data bits into $k + n$ output bits, and is therefore referred to as a rate $k/(k + n)$ convolution encoder. The output bits are then mapped into a sequence of discrete symbols (having $2^{(k+n)}$ values) of a modulated carrier for data transmission. The symbols may, for example, comprise $2^{(k+n)}$ phase or amplitude values. By coding the input data bits in a state-dependent sequential manner, increased minimum Euclidean distances between the allowable transmitted sequences may be achieved leading to a reduced error probability when a maximum likelihood decoder, (e.g. a Viterbi decoder) is used in the receiver.

Figure 1 generally illustrates a system of the type described above. Each k bits of an input data stream is converted to $k + n$ output bits by a rate $k/(k + n)$ state-dependent sequential convolution encoder 10. Each group

of $(k + n)$ output bits is then mapped to one of $2^{(k+n)}$ symbols by a mapper 12. The symbols are transmitted over a selected channel by a transmitter 14. A receiver includes a tuner 16 for converting the signal received over the selected channel to an intermediate frequency signal, which is demodulated by a demodulator 18 to provide a baseband analog signal. The analog signal is appropriately sampled by an A/D 20 to recover the transmitted symbols which are then applied to a Viterbi decoder 22 for recovering the original k data bits.

U. S. Patent No. 5,087,975 discloses a vestigial sideband (VSB) system for transmitting a television signal in the form of successive M -level symbols over a standard 6 MHz television channel. The symbol rate is preferably fixed at about $684H$ (about 10.76 Mega symbols/sec), where H is the NTSC horizontal scanning frequency. This patent also discloses the use of a receiver comb filter having a feed forward delay of 12 symbol clock intervals for reducing NTSC co-channel interference in the receiver. In order to facilitate operation of the receiver comb filter, the source data is precoded by a modulo-filter having a feedback delay of 12 symbol clock intervals. In the receiver of the patented system a complementary modulo postcoder may be used to process the received signal in lieu of the comb filter in the absence of significant NTSC co-channel interference to avoid the degradation of S/N performance attributable thereto.

It is an object of the present invention to provide a digital transmission and reception system incorporating both TCM techniques and a receiver comb filter for achieving improved S/N performance with NTSC co-channel interference reduction.

It is a further object of the invention to provide a digital transmission and reception system of the foregoing type in which receiver complexity is reduced without significantly degrading performance.

It is yet another object of the invention to provide a novel frame structure and synchronization system for a digital television signal.

Brief Description of the Drawings

These and other objects and advantages of the invention will be apparent upon reading the following description in conjunction with the drawings, in which:

Figure 1 is a system block diagram of a conventional TCM system employing an optimal MLSE Viterbi decoder;

Figure 2A is a system block diagram of a television signal transmitter and receiver including a TCM system employing Viterbi decoding according to the present invention;

Figure 2B is a block diagram of an alternate embodiment of the receiver of Figure 2A;

Figure 3 illustrates the symbol interleaving effected in the transmitter of Figure 2;

Figure 4 is a block diagram illustrating circuits 32 and 34 of Figure 2 in more detail;

Figure 5 is a diagram illustrating the operation of mapper 49 of Figure 4;

Figure 6 is a table illustrating the operation of convolution encoder 32b of Figure 4;

Figure 7 is a trellis state transition diagram based upon the table of Figure 6;

Figure 8 is a block diagram illustrating circuits 42, 44, 46 and 48 of Figure 2 in more detail;

Figure 9 is a functional block diagram of optimal MLSE Viterbi decoders 46A-46L of Figure 8;

Figure 10 is a diagram showing a circuit which may be used in place of Viterbi decoders 46A-46L of Figure 8 for recovering estimations of bits Y_1 and Y_2 ;

Figure 11 is a functional block diagram of optimal MLSE Viterbi decoders 44A-44L of Figure 8;

Figure 12 is a table illustrating the operation of the TCM encoder of the invention including the effects introduced by comb filter 42 of the receiver of Figure 2;

Figures 13 shows the resultant effect of combining two subsets in comb filter 42 and the resultant cosets that arise;

Figure 14 shows the seven cosets that occur in the table of Figure 13;

Figure 15 is a trellis state transition diagram based on the table of Figure 12;

Figure 16 is a functional block diagram of a Viterbi decoder programmed on the basis of the trellis diagram of Figure 15;

Figure 17 is a block diagram illustrating the use of the Viterbi decoder of Figure 16 to recover estimations of transmitted bits X_1 and X_2 ;

Figure 18 illustrates the states of delay elements 48, 54 and 56 of Figure 4 after a segment sync interval;

Figure 19 illustrates the format of the signal developed at the output of multiplexer 62 of Figure 4 in the vicinity of a segment sync signal;

Figure 20 is a block diagram of comb filter 42 of Figure 8 modified for processing data segment and frame sync signals;

Figure 21 is a block diagram of a postcoder 48A-48L of Figure 8 modified for processing data segment and frame sync signals;

Figure 22 illustrates the format of the signal developed at the output of multiplexer 62 of Figure 4 in the vicinity of a frame sync signal;

Figure 23 illustrates an embodiment of the invention in which an increased bit rate transmission is achieved by providing input data in the form of 3 bits per symbol;

Figures 24A and 24B illustrate the application of the invention to a QAM system; and

Figures 25A and 25B illustrate respective postcoder configurations useful in receivers for the embodiments of the invention shown in Figures 23 and 24.

Description of the Preferred Embodiments

Figure 2A generally illustrates a TCM system applied to a multilevel VSB HDTV transmission and reception system of the type disclosed in the '975 patent. While the multilevel VSB HDTV application is contemplated in the preferred embodiment of the invention, it will be understood that the invention is more general in nature and thus may be applied to other types of transmission

and reception systems, including lower resolution video systems as well as non-video based data systems. Also, other modulation techniques, such as those employing, for example, quadrature amplitude modulation (QAM) may be employed.

With further reference to Figure 2A, a data source 24 provides a succession of data bytes which may, for example, comprise a compressed HDTV signal, a compressed television signal of NTSC resolution or any other digital data signal. The data bytes are preferably, although not necessarily, arranged in successive frames each including, on an alternating basis, 262 and 263 data segments, each data segment comprising 684 two-bit symbols occurring at a symbol rate of about 10.76 Msymbols/sec. The data bytes from source 24, which also provides a plurality of timing signals, are applied to a Reed-Solomon encoder 26 for forward error correction coding and therefrom to a byte interleaver 28. Byte interleaver 28 reorders the data bytes throughout a frame to reduce the susceptibility of the system to burst noise.

The interleaved data bytes from interleaver 28 are applied to a symbol interleaver 30 which provides in a preferred embodiment two output bit streams X_1 , X_2 at the symbol rate, each bit pair X_1 , X_2 corresponding to a data symbol. In particular, due to the presence of the comb filter in the receiver (to be described in more detail hereinafter), it is desirable to interleave the 2-bit symbols of each data segment among 12 subsegments A-L, each comprising 57 symbols, as shown in Figure 3. Each

subsegment, e.g. subsegment A, thus comprises 57 symbols, e.g. $A_0 - A_{56}$, separated from each other by 12 symbol intervals. Symbol interleaver 30 effects such by reordering the applied 2-bit symbols of each data byte as four successive symbols of a respective subsegment. Thus, for example, the four 2-bit symbols of the first data byte applied to interleaver 30 are provided as output symbols A_0, A_1, A_2 , and A_3 of subsegment A, the four 2-bit symbols of the second applied data byte as output symbols B_0, B_1, B_2 and B_3 of subsegment B, and so on. This insures that the symbols of each data byte are processed as a unit both in the encoder and the receiver.

The stream of 2-bit symbols from interleaver 30 are coupled to a precoder and trellis encoder 32 for conversion to 3 output bits as will be described in further detail hereinafter. Since unit 32 is characterized by a 12-symbol delay, it may be thought of as comprising 12 parallel encoders each operating at $1/12$ the symbol clock rate, with each subsegment generated by interleaver 30 being processed by a respective one of the parallel encoders. The stream of 3-bit symbols developed at the output of unit 32 is applied to a symbol mapper and sync inserter 34 and therefrom to a VSB modulator 36 for transmission as a plurality of 8-level symbols.

The transmitted signal is received by a receiver including a tuner, demodulator and A/D 40 corresponding to blocks 16, 18 and 20 of Figure 1. The output of unit 40 comprises a stream of multibit (e.g. 8-10 bit) 8-level symbols which are applied by components 50a, b, c, and d of a selector switch 50 (see U. S. Patent No. 5,260,793

for an exemplary embodiment of a circuit for operating switch 50) to a first processing path comprising a comb filter 42 and a first Viterbi decoder 44 and to a second processing path comprising a second Viterbi decoder 46 and a postcoder 48. Each of the processing paths includes an equalizer 38 coupled between switching components 50b and 50c. The outputs of both Viterbi decoder 44 and postcoder 48 each comprise reconstructions of bit streams X_1 , X_2 . Component 50d of selector switch 50 couples one of the applied bit stream pairs X_1 , X_2 to a symbol deinterleaver 52 which reconstructs the original data bytes. These data bytes are then deinterleaved by byte deinterleaver 54 and error-corrected by Reed-Solomon decoder 56 for application to the remainder of the receiver.

An alternate embodiment of the receiver of Figure 2A is shown in Figure 2B. This embodiment is generally similar to the system of Figure 2A except that only one Viterbi decoder 45 is provided. More specifically, Viterbi decoder 45 is responsive to a control signal from selector switch 50 for assuming a first configuration for implementing the functions of Viterbi decoder 44 when the first processing path is selected and for assuming a second configuration for implementing the functions of Viterbi decoder 46 when the second processing path is selected.

Referring to Figure 4, unit 32 comprises a modulo-2, feedback precoder 32a receiving the symbols (each symbol being identified as bits X_1 , X_2) from interleaver 30 for developing output bits Y_1 , Y_2 . More specifically,

precoder 32a comprises a modulo-2 summer 44 having a first input connected for receiving bit X_2 and a second input connected to the summer output, which develops output bit Y_2 , by a multiplexer 46 and a 12-symbol delay element 47. The output of delay element 47 is also coupled back to its input by multiplexer 46. Output bit Y_2 of summer 44 is applied as bit Z_2 to one input of a symbol mapper 49, which is shown in more detail in Figure 5.

Uncoded bit Y_1 from precoder 32a is applied to a rate 1/2, 4-state, systematic feedback convolution encoder 32b for conversion to output bits Z_1 and Z_0 . Convolution encoder 32b comprises a signal path 51 for applying bit Y_1 directly to a second input of symbol mapper 49 as bit Z_1 and to one input of a modulo-2 summer 52. The output of summer 52 is applied through a multiplexer 53 to the input of a 12-symbol delay element 54, whose output is applied to a third input of symbol mapper 49 as bit Z_0 and through a second multiplexer 55 to the input of a second 12-symbol delay element 56. The output of delay element 56 is applied to the second input of summer 52. The outputs of delay elements 54 and 56 are also coupled back to their respective inputs by multiplexers 53 and 55. Each of the delay elements 47, 54 and 56 is clocked at the symbol rate (about 10.76 M symbols/sec). It will be appreciated that each subsegment A-L (see Figure 3) will be independently processed by precoder 32a and convolution encoder 32b on account of the 12-symbol delay elements which characterize their respective operations.

Convolution encoder 32b may take various other forms from that shown in Figure 4 without departing from the invention. For example, the number of encoder states may differ from that shown, feedforward architectures may be used rather than the disclosed feedback structure and non-systematic coding may be employed in either a feedback or feedforward arrangement.

Multiplexers 46, 53 and 55 are provided to allow for sync insertion during which times their respective B inputs are selected. At all other times the A inputs of the multiplexers are selected. Considering operation of the circuit when the A input of the multiplexers are selected and disregarding, for the moment, the effect of precoder 32a, the operation of convolution encoder 32b and mapper 49, hereinafter referred to as trellis encoder (TE) 60, is illustrated in the table of Figure 6. The first column of the Table represents the four possible states $Q_1 Q_0$ of the delay elements 56 and 54 of convolution encoder 32b at an arbitrary time n . These states are 00, 01, 10 and 11. The second column represents the possible values of bits $Y_2 Y_1$ for each of the states $Q_1 Q_0$ of encoder 32b at time n . The third column of the table represents the values of output bits $Z_2 Z_1 Z_0$ at time n for each combination of bits $Y_2 Y_1$ and encoder states $Q_1 Q_0$ at time n . For example, when encoder 32b is in state $Q_1 Q_0 = 01$, bits $Y_2 Y_1 = 10$ result in output bits $Z_2 Z_1 Z_0 = 101$. The fourth column of the table, labeled $R(n)$, represents the amplitude of the symbol provided by symbol mapper 49 (see Figure 5) in response to output bits $Z_2 Z_1 Z_0$. Since there are three

output bits, 8 symbol levels (-7, -5, -3, -1, +1, +3, +5 and +7) are provided. Output bits $Z_2 Z_1 Z_0 = 101$, for example, result in symbol level +3 being generated by symbol mapper 49. Finally, the fifth column of the table represents the state of encoder 32b at time $(n + 1)$. It will be understood that since each of the delay elements 54 and 56 is 12-symbols long, for the symbols of each subsegment A-L the states $Q_1 Q_0$ of encoder 32b at times n and $(n + 1)$ represent successive encoder state transitions.

It will be observed that the 8-level symbols developed at the output of mapper 49 are symmetrical around the zero level. To facilitate signal acquisition in the receiver, it is preferred to offset each symbol by a given amount (e.g. +1 unit) to in effect provide a pilot component. The symbols and pilot component are then applied through a multiplexer 62 to modulator 36 (see Figure 2) where they are used to modulate a selected carrier for transmission in a suppressed carrier VSB form as described in the previously mentioned '975 patent. The output of mapper 49 is also applied to the input of a RAM 64, whose output is applied to a second input of multiplexer 62. A third input of multiplexer 62 is supplied from a source 66 of segment and frame sync signals.

With further reference to symbol mapper 49 of Figure 5, it will be observed that the 8 symbol levels are divided into 4 subsets a, b, c, and d, each subset being identified by a particular state of output bits $Z_1 Z_0$. Thus, output bits $Z_1 Z_0 = 00$ selects symbol subset d, Z_1

$Z_0 = 01$ selects symbol subset c, $Z_1 Z_0 = 10$ selects symbol subset b and $Z_1 Z_0 = 11$ selects subset a. Within each subset, the respective symbol amplitudes differ by a magnitude of 8 units. It will also be observed that successive symbol levels $(-7, -5)$, $(-3, -1)$, $(+1, +3)$ and $(+5, +7)$ are selected by common states of output bits $Z_2 Z_1$. Thus, for example, output bits $Z_2 Z_1 = 00$ selects both symbol amplitude levels -7 and -5 , and so on. Both of the foregoing attributes of symbol mapper 49 are useful in achieving reduced receiver complexity as will be described in more detail hereinafter.

Figure 7 is a state transition diagram for convolution encoder 32b derived from the table of Figure 6. The diagram illustrates the four states of the encoder and the various transitions there between. In particular, each state has two parallel branches, each extending to the same or another state. The branches are labeled with the input bits $Y_2 Y_1$ causing the state transition and the resulting output R of mapper 49. As will be explained in further detail hereinafter, this state diagram may be used to design an optimum maximum likelihood sequence estimation (MLSE) Viterbi decoder in the receiver for recovering estimations of bits Y_2 and Y_1 as is well known in the art.

Figure 8 illustrates the receiver decoding aspects of the invention in more detail. The multibit symbol values from tuner, demodulator, A/D 40 are applied to a first demultiplexer 70 through the first processing path comprising comb filter 42 and equalizer 38 and to a second demultiplexer 72 through the second processing

path comprising equalizer 38. Comb filter 42 comprises a feedforward filter including a linear summer 74 and a 12 symbol delay element 76. As more fully explained in the previously mentioned '975 patent, the filter is operable for reducing NTSC co-channel interference by subtracting from each received symbol, the symbol received 12 symbol intervals earlier. Because of the symbol interleaving provided in the transmitter, the comb filter independently operates on each of the subsegments for providing successive combed outputs of the form A_1-A_0 , B_1-B_0 , etc. These combed outputs are demultiplexed by demultiplexer 70 into 12 separate outputs, each corresponding to a respective one of the subsegments A-L. Each combed subsegment is applied by demultiplexer 70 to a respective Viterbi decoder 44A-44L which is operated at a rate of $1/12$ the symbol clock rate (f_s). Each of the decoders 44A-44L provides a pair of output decoded bits comprising estimations of input bits $X_1 X_2$, the decoded bits being multiplexed into an interleaved bit stream as shown in Figure 3 by a multiplexer 78.

The interleaved symbols from unit 40 are also demultiplexed by demultiplexer 72 into the 12 separate subsegments A-L, each being applied to a respective one of the Viterbi decoders 46A-46L. It will thus be seen that each of the original data bytes from source 24 are processed as a unit by a respective one of the decoders 46A-46L. For example, the data byte represented by symbols $A_3 A_2 A_1 A_0$ is processed by decoder 46A, and so on. The same is of course true for decoders 44A-44L,

except that the processed symbols have previously been combed by filter 42.

Each of the decoders 46A-46L may comprise a substantially identical device operating at the rate of $f_s/12$ and programmed according to the state diagram of Figure 7 for effecting optimum MLSE Viterbi decoding for recovering estimations of bits Y_2 and Y_1 as is well known in the art. In particular, each of the decoders 46A-46L is programmed to generate 4 branch metrics, typically using an appropriately programmed ROM, each representing the difference between the received symbol level (i.e. an 8-10 bit value) and the closest one of the two subset levels of each of the symbol subsets a, b, c, and d. Figure 9 illustrates a Viterbi decoder manufactured by LSI Logic Corp. which may be programmed to perform the functions of each of decoders 46A-46L. The decoder comprises a branch metric generator ROM 84 responsive to the received symbols for generating and applying 4 branch metrics to an add, compare and select (ACS) unit 86. ACS unit 86 is bidirectionally coupled to a path metric storage memory 88 and also supplies a traceback memory 90. In general, ACS unit 86 adds the branch metrics generated by generator 84 to the previous path metrics stored in memory 88 to generate new path metrics, compares the path metrics emanating from the same states and selects the ones with the lowest path metrics for storage. Traceback memory 90, after a number of branches have been developed, is operable for selecting a surviving path and generating estimations of the bits Y_2 and Y_1 that would have produced the surviving path.

It will be recalled that in the foregoing analysis the effect of precoder 32a on the input bit stream had been ignored. While the function of the precoder will be described in further detail hereinafter, suffice it for now to recognize that input bit X_2 differs from bit Y_2 due to the operation of the modulo-2 precoder. The output of each Viterbi decoder 46A-46L in Figure 8 comprises only an estimation of bit Y_2 , not input but X_2 . Consequently, a complementary modulo-2 postcoder 48A-48L is used in the receiver to recover estimations of input bits X_1 and X_2 from each respective decoder 46A-46L. Each postcoder 48A-48L comprises a direct path between input bit Y_1 and output bit X_1 and a feedforward circuit in which output bit Y_2 is applied directly to one input of a modulo-2 adder 92 and to a second input of adder 92 via a one-symbol delay element 94. The output of adder 92 comprises an estimation of input bit X_2 . Finally, the decoded bits X_1 , X_2 from postcoders 48A-48L are multiplexed into an interleaved bit stream as shown in Figure 3 by a multiplexer 96.

In an alternate embodiment of the invention, each of the Viterbi decoders 46A-46L may be replaced by a slicer 98 as illustrated in Figure 10 to provide a cost reduced receiver in cases where the received signal is characterized by a relatively high S/N ratio. This is frequently the case in cable transmissions which normally exhibit a better S/N ratio than terrestrial transmissions. A tradeoff is therefore made between TCM coding gain and receiver complexity and cost. Referring to Figure 10, slicer 98 is characterized by three slice

levels (-4, 0 and +4). A received symbol having a level more negative than -4 will be decoded by slicer 98 as bits $Y_2 Y_1 = 00$, a level between -4 and 0 as bits $Y_2 Y_1 = 01$, a level between 0 and +4 as bits $Y_2 Y_1 = 10$ a level more positive than +4 as bits $Y_2 Y_1 = 11$. As before, bits $Y_2 Y_1$ are converted to an estimation of bits $X_2 X_1$ by a respective postcoder 48A-48L. Referring back to mapper 49 of Figure 5, it will be seen that slicer 98 effects proper decoding of the received symbols because successive symbol levels are represented by common values of bits $Z_2 Z_1$, as previously mentioned. This embodiment of the invention therefore, in effect, implements a 4-level transmission and reception system which provides an equivalent bit rate as the 8-level TCM system, but with worse S/N performance since the TCM coding gain is not realized.

Referring back to Figure 8, although comb filter 42 has the desired affect of reducing NTSC co-channel interference, it also increases the complexity of decoders 44A-44L where optimum MLSE Viterbi decoding is used to recover bits X_1 and X_2 . In particular, an optimum MLSE Viterbi decoder must take into account not only the state of the encoder, but also the state of delay element 76 of comb filter 42. Since there are 4 encoder states and 4 possible ways to enter each state (i.e. there are 4 possible states of delay element 76 for each state of encoder 32b), an optimum decoder must process a 16-state trellis. In addition, the decoder must account for 4 branches entering each state whereas only 2 branches enter each encoder state. Such a decoder

is illustrated in Figure 11 and, while complex in nature, its design is relatively straight forward. In particular, while the functionality of the decoder is similar to that shown in Figure 9 (the same reference numerals are therefore used), its complexity is greatly increased including the requirement to generate 15 branch metrics instead of just 4. The branch metrics represent the difference between a received symbol level and each of the possible 15 constellation points at the output of comb filter 42 (i.e. the linear combination of the 8-level symbols provides 15 possible output levels).

The table of Figure 12 illustrates a technique according to the invention for reducing the complexity, and thereby the cost, of the Viterbi decoders 44A-44L used to recover bits X_1 and X_2 from the output of comb filter 42. This simplification, which is made possible by precoding bit X_2 as shown in Figure 4, is achieved by ignoring some of the state information from delay element 76 of comb filter 42 in constructing the trellis diagram forming the basis of the decoder. In particular, as will be explained in further detail below, decoding simplification is achieved according to this aspect of the invention by considering only the information identifying the subsets a, b, c and d of the 8 possible states of delay element 76 of the comb filter. If the output of delay element 76 is represented by reference letter V, the combined state of the encoder and channel can be represented as $Q_1(n)Q_0(n)V_1V_0(n)$, where subset V_1 $V_0(n) = \text{subset } Z_1 Z_0(n-1)$. That is, the state of delay

element 76 is represented by the subset of the previous symbol.

Referring now to the table of Figure 12, the first column represents the state of the combined encoder and channel (using only subset information to represent the state of delay element 76) $Q_1Q_0V_1V_0$ at time n . As shown, there are 8 possible states 0000, 0010, 0100, 0110, 1001, 1011, 1101 and 1111 (note that in all instances $Q_1 = V_0$). These eight states are derived from the last two columns of the table of Figure 6 which gives the states $Q_1 Q_0$ of encoder 32b and the associated $V_1 V_0$ subset of the output V of delay element 76 at an arbitrary time $(n + 1)$. It will be noted that the $V_1 V_0$ subset at time $(n+ 1)$ is the same as output bits $Z_1 Z_0$ at time n (see the third column of the Figure 6 table). Each state $Q_1Q_0V_1V_0$ of the combined encoder and channel is listed twice in the table of Figure 12, once for each possible value of input bit X_1 (see the third column of the table). The fourth column of the table represents the subset Z_1Z_0 at time n for each encoder/channel state and each value of input bit X_1 . These values are derived on the basis of the relationships $Z_1 = X_1$ and $Z_0 = Q_0$. Both the $V_1 V_0$ subset in the first column of the table and the Z_1Z_0 subset comprising the fourth column of the table are identified by the subset identifiers (a-d) shown in mapper 49 of Figure 5 in the second and fifth columns respectively of the table.

Referring back to Figure 8, the output of linear summer 74 of comb filter 42 applied to each decoder 44A-44L is identified by the letter U and comprises the value

of a received symbol minus the value of the previous symbol. This value is represented in the sixth column of the table of Figure 12 as the difference between the Z subset Z_1 Z_0 and the V subset V_1 V_0 in terms of the subset identifiers (a-d). Thus, for example, the U subset at time n for the first row of the table is (d-d), for the fifth row (c-d), and so on. In Figure 13 the possible values of the U subset are derived by subtracting each V subset (a, b, c and d) from each Z subset (a, b, c and d). In particular, each possible Z subset is identified along the top of the Figure by the darkened circles corresponding to the levels of the respective subsets. For example, subset a comprises levels -1 and +7 of the 8 levels, subset b comprises levels -3 and +5, and so on. Likewise, each possible V subset is identified along the left-hand margin of the Figure. The results of subtracting each V subset from each Z subset to derive the U subsets ($U = Z - V$) are shown in the interior of the Figure. For example, the U subset (a-a), see the last row of the table of Figure 12, is derived by subtracting the a subset levels -1 and +7 from the a subset levels -1 and +7, which gives the three levels +8, 0, -8 as shown in the upper left-hand corner of Figure 13. Similarly, the U subset (a-b), see the 8th row of the Figure 12 table, is derived by subtracting the b subset levels -3 and +5 from the a subset levels -1 and +7, which gives the three levels +10, +2, -6 as shown, and so on.

Examination of the 16 U subsets shown in Figure 13 reveals that each belongs to one of 7 common subsets

hereinafter referred to as cosets. These 7 cosets are shown in Figure 14 and identified as cosets A (U subsets a-a, b-b, c-c and d-d), B1 (U subsets b-a, c-b and d-c), B2 (U subset a-d), C1 (U subsets c-a and d-b), C2 (U subsets a-c and b-d), D1 (U subset d-a) and D2 (U subsets a-b, b-c and c-d). The coset for each U subset is also shown in the 7th column of the table of Figure 12. It will be observed that each coset comprises 3 of 15 possible levels.

The final column of the table of Figure 12, which corresponds to the last two columns of the table of Figure 6, represents the state $Q_1Q_0V_1V_0$ of the encoder/channel at time $(n + 1)$. The first and last columns of the table can now be used to construct a trellis state transition diagram for the combined encoder/channel as shown in Figure 15. In this Figure, V_0 has been disregarded since it is redundant with Q_1 . The trellis state transition diagram thus comprises 8 states, with two branches emanating from each state. Each branch is labeled with the input bit X_1 and the coset A, B1, B2, C1, C2, D1 and D2 associated with the respective transition. The trellis diagram of Figure 15 can now be used to provide the basis of a reduced complexity Viterbi decoder (for each of decoders 44A-44L) for estimating input bit X_1 from the output U of summer 74 of comb filter 42. This decoder, which comprises an alternate embodiment of the optimum Viterbi decoder of Figure 11, may take the form of the Viterbi decoder illustrated in Figure 16. The apparatus used to implement this Viterbi decoder may be similar to that

used in the decoder of Figures 9 and 11 and thus comprises a branch metric generator 84, an ACS unit 86, a path metric storage memory 88 and a traceback memory 90. In the case of the decoder of Figure 16, branch metric generator 84 is programmed to generate seven branch metrics each representing the squared Euclidean distance between the symbol level U at the output of summer 74 of comb filter 42 and the nearest one of the 3 valid levels of each of the 7 cosets A , $B1$, $B2$, $C1$, $C2$, $D1$ and $D2$. For example, assuming a level $U = (-6)$, the seven branch metrics would be derived as follows: $A = 2^2 = 4$; $B1 = 4^2 = 16$; $B2 = 4^2 = 16$; $C1 = 2^2 = 4$; $C2 = 2^2 = 4$; $D1 = 0$ and $D2 = 0$. Based on these branch metrics and the trellis diagram of Figure 15, the decoder provides an estimation of bit X_1 and the associated coset identification, which are known from the surviving path decisions made by the decoder.

It is still, however, necessary to provide an estimation of input bit X_2 and this may be done in response to the coset information provided by the Viterbi decoder of Figure 16. The ability to so estimate bit X_2 is facilitated by providing precoder 32a in the path of input bit X_2 in Figure 4. In particular, it will be seen that precoder 32a is configured such that whenever input bit $X_2(n) = 1$, the corresponding output bit $Y_2(n)$ of the precoder is different from the previous output bit $Y_2(n-1)$. That is, if $Y_2(n) \neq Y_2(n-1)$, then $X_2(n) = 1$. Also, if $X_2(n) = 0$, then the corresponding output bit $Y_2(n)$ will be equal to the previous output bit $Y_2(n-1)$. That is, if $Y_2(n) = Y_2(n-1)$, then $X_2(n) = 0$. Also, with

reference to mapper 49 of Figure 5, it will be observed that a positive level symbol is provided when Z_2 (i.e. Y_2) = 1 and a negative level symbol is provided when $Z_2 = Y_2 = 0$.

The foregoing characteristics are used to estimate bit X_2 as shown in Figure 17. The symbol level U at the output of summer 74 of comb filter 42 is applied through a delay 100 (chosen to match the delay of Viterbi decoders 44A-44L) to one input of a plurality, i.e. 7, of slicers 102. The coset identification signal at the output of Viterbi decoder 44A-44L is applied to the second input of slicer 102. An estimation of bit X_2 is developed by slicer 102 by determining whether the U symbol level from comb filter 42 is closer to one of the outer levels (e.g. levels +8 or -8 of coset A) of the coset A, B1, B2, C1, C2, D1 or D2 identified by the respective Viterbi decoder 44A-44L, in which case bit X_2 is decoded as a 1, or whether it is closer to the intermediate level (e.g. level 0 of coset A) of the identified coset level, in which case bit X_2 is decoded as a 0. The foregoing is based on the fact that the positive outer level (e.g. +8 of coset A) of each of the cosets results only when successive Y_2 bits at the output of precoder 32a are characterized by the values $Y_2(n) = 1$ and $Y_2(n-1) = 0$, the negative outer level (e.g. -8 of coset A) of each coset only when successive Y_2 bits have the values $Y_2(n) = 0$ and $Y_2(n-1) = 1$ and the intermediate level (e.g. 0 of coset A) of each coset only when successive Y_2 bits have values $Y_2(n) = 1$ and $Y_2(n-1) = 1$ or $Y_2(n) = 0$ and $Y_2(n-1) = 0$. In the two former cases

$X_2(n) = 1$ [since $Y_2(n) \approx Y_2(n-1)$] and in the latter case $X_2(n) = 0$ [since $Y_2(n) \neq Y_2(n-1)$].

Finally, it will be understood that the inclusion of precoder 32a in the path of input bit X_2 requires the incorporation of a complementary postcoder 104 in the path of estimated bit X_2 when an optimal MLSE Viterbi decoder is used to process the output of comb filter 42 as shown in Figure 11. A complementary postcoder is not required in the case of the circuit of Figure 17 since estimated bit X_2 is directly produced.

As previously described, the data provided by source 24 is preferably arranged in successive data frames, each comprising, a plurality of data segments of 684 symbols, although the following aspects of the invention are equally applicable to arrangements having different numbers of data segments per frame and different numbers of symbols per data segment. It is further desirable to incorporate a frame sync signal, which may comprise one or more pseudo-random sequences, in the first data segment of each frame and a data segment sync signal in the first four symbol positions of each data segment. Referring back to Figure 4, the frame and segment sync signals are inserted at the appropriate times into the data stream at the output of multiplexer 62 by frame and data segment sync generator 66. During these intervals, the B input of multiplexer 46 of precoder 32a and the B inputs of multiplexers 53 and 55 of convolution encoder 32b are selected. Also, the last 12 symbols of the last data segment of each frame are read into memory 64 and copied into the last 12 symbol intervals of the frame

sync segment at the output of multiplexer 62. As will be explained in further detail hereinafter, the foregoing provisions are effective to insure that in the receiver symbols from each of the subsegments A-L (see Figure 3) are only processed with symbols from the same subsegment.

More specifically, during the segment sync interval 4 predetermined sync symbols S_0 , S_1 , S_2 and S_3 are inserted into the data stream by generator 66 and multiplexer 62 while, at the same time, input data from source 24 is temporarily suspended. Also, since the outputs of delay elements 48, 54 and 56 are being fed-back to their respective inputs, each of the delay elements will be characterized as shown in Figure 18 immediately following the segment sync interval, wherein the state of the delay elements is defined by a symbol from subsegment E. The composite signal in the vicinity of the segment sync signal S_0 , S_1 , S_2 and S_3 is illustrated in Figure 19, in which the data segment containing the sync signal occurs at time n and the preceding and following segments occur at times $(n-1)$ and $(n+1)$ respectively. In connection with this Figure, it will be noted that subsegment integrity is maintained (all symbols from the same subsegment are spaced from each other by 12 symbol intervals), despite the incorporation of the sync symbols into the composite data stream.

Figure 20 shows an embodiment of comb filter 42 of Figure 8 modified for operation in accordance with the sync insertion aspects of the invention. The modification comprises the provision of a multiplexer 110

having an A input for directly receiving the output of the comb filter and a B input for receiving the output of a summer 112. One input of summer 112 is connected directly to the output of the comb filter while its second input is connected to the comb filter output by a 12-symbol delay element 114. The B input of multiplexer 110 is selected during symbol intervals 13-16 (i.e. the sync interval delayed by 12 symbol clocks) and otherwise the A input is selected.

In operation, the output of comb filter 42 during the sync interval comprises:

$$S_0 - A(n-1)$$

$$S_1 - B(n-1)$$

$$S_2 - C(n-1)$$

$$S_3 - D(n-1)$$

This information, which is applied to the decoder via the A input of multiplexer 110, does not represent meaningful data and is therefore ignored by the decoder. However, beginning with the next symbol in the data segment occurring at time n (i.e. a symbol from subsegment E), symbols from the same subsegments are properly combed together and provided to the decoder via the A input of multiplexer 110. During the first 4 symbols of the data segment occurring at time $(n+1)$ the B input of multiplexer 110 is selected. The output of comb filter 42 during this period is:

$$A(n+1) - S_0$$

$$B(n+1) - S_1$$

$$C(n+1) - S_2$$

$$D(n+1) - S_3$$

These values are combined in summer 112 with the 4 outputs of the comb filter during the sync interval stored in delay 114 to provide the 4 successive outputs $A(n+1) - A(n-1)$, $B(n+1) - B(n-1)$, $C(n+1) - C(n-1)$ and $D(n+1) - D(n-1)$. It will be noted that each output represents combed data symbols from the same subsegment as desired. Thereafter, the A input of multiplexer 110 is again selected and normal processing continues.

Figure 21 shows an embodiment of the postcoders used in the receiver of the invention, see, for example, postcoders 48A-48L of Figure 8 and 10, modified for operation in accordance with the sync insertion aspects of the invention. The modified postcoder, which comprises a modulo adder 120 and a feedforward delay 122, further includes a multiplexer 124 for coupling the output of delay 122 back to its input during the sync interval and otherwise applying the postcoder input signal to an input of adder 120 through delay 122. As a result, after the sync interval during which the output of the postcoder is ignored, each of the modified postcoder 48A-48L will have stored in its respective delay 122 the symbol from the subsegment with which it is associated as desired.

Frame sync insertion and processing is effected much in the same manner as described above in connection with data segment sync. More specifically, during the frame sync interval, i.e. the first data segment of each frame, generator 66 and multiplexer 62 are initially operated for inserting frame sync symbols V_0-V_{671} into the first 672 symbol positions of the frame sync segment S_0 as

shown in Figure 22. The last 12 symbols of the frame sync segment are inserted into the data stream by RAM 64 and comprise the last 12 symbols of the last data segment S_{312} of the previous frame (which had previously been written into RAM 64). Also, since the B inputs of multiplexers 46, 53 and 55 are selected during the frame sync interval, delay elements 48, 54 and 56 will assume the condition shown in Figure 18 at the end of the segment sync interval of the next data segment S_1 , which will then be formed as previously described and as shown in Figure 22.

The circuits of Figures 20 and 21 operate as previously described to insure that symbols from each of the subsegments A-L are processed with symbols only of the same subsegment. The outputs of the two circuits during the frame sync segment S_0 do not represent meaningful data and are therefore ignored during subsequent processing.

As mentioned previously, the system of the invention may be utilized with different mapping constellations to provide, for example, increased bit rates and with different modulation schemes such as QAM. Figure 23 illustrates an application of the invention to a system wherein each symbol represents 3 bits instead of 2 bits as previously described. As illustrated in the drawing 3 input data bits X_1 , X_2 and X_3 are provided at the symbol rate, bits X_3 and X_2 being converted by a modulo 4 precoder 32a', which includes a modulo 4 combiner 44", to bits Y_3 and Y_2 for application as bits Z_3 and Z_2 to a 16-level symbol mapper 49'. Data bit X_1 is applied as

bit Z_1 to a third input of mapper 49' and to convolution encoder 32b which develops bit Z_0 for application to the fourth input of mapper 49'. As in the previously described embodiment, bits Z_1 Z_0 identify subsets a, b, c, and d, each of which comprises 4 symbol levels. Also, within each subset the respective symbol amplitudes differ by a magnitude of 8 units and successive symbol levels (e.g. -15, -13) are selected by common states of bits Z_3 Z_2 Z_1 . The signal generated by the circuit of Figure 23 may therefore be decoded using the techniques previously described. In this example, an optimum MLSE decoder (i.e. one that does not take into account the precoder and is used to decode the output of the comb filter) would have 8 times the number of states that the encoder has. The inclusion of the modulo-4 precoder allows the decoder to operate on a trellis that has only twice as many states as the encoder and still decode the uncoded bits without error propagation.

Figures 24A and 24B illustrate the application of the invention to a QAM modulator. As shown in Figure 24A, 3 inputs bits X_1 , X_2 and X_3 are provided, bits X_3 and X_2 being independently precoded by respective modulo - 2 precoders 32a'' and 32a''' to provide output bits Z_3 and Z_2 and bit X_1 being supplied to convolution encoder 32b for generating output bits Z_1 and Z_0 . Output bits Z_3 Z_2 Z_1 Z_0 are applied to a symbol mapper 49'' for generating 16 quadrature related symbols (see Figure 24B) belonging to one of the subsets a - d for application to a QAM modulator 36'. In connection with the foregoing, it will again be observed that bits Z_1 Z_0 identify the

respective symbol subsets a - d. Optimum decoding without the precoders would require a decoder having $2^3 = 8$ times the number of states that the encoder has. With the precoders, the decoder would only have twice the number of states.

Receivers for the systems of Figures 23 and 24 may take the form generally illustrated in Figure 8. In the case of the system of Figure 23, a modulo 4 postcoder 48A', including a modulo 4 combiner 92', as shown in Figure 25A would replace each modulo 2 postcoder, 48A and, in the case of the system of Figures 24A and B, a pair of modulo 2 postcoders 48A'' and 48A''' as shown in Figure 25B would replace each modulo 2 postcoder 48A.

It is recognized that numerous changes in the described embodiments of the invention will be apparent to those skilled in the art without departing from its true spirit and scope. The invention is to be limited only as defined in the claims.

CLAIMS

1. A data receiver including means for developing a received data signal including a plurality of regularly spaced symbols each representing 3 or more bits $Z_0, Z_1, Z_2 - Z_N$ produced by coding 2 or more data bits $X_1, X_2, - X_N$ with a coder including a multi-state convolution encoder, a multi-state linear filter for reducing co-channel interference characterizing said received data signal, and decoding means including a Viterbi decoder for estimating data bits $X_1, X_2, - X_N$ from the linearly filtered data signal in response to a determination of the most likely sequence of transitions between a combination of the states of said convolution encoder and at least a partial representation of the states of said linear filter.

2. The receiver of claim 1 wherein said linear filter includes an M-state linear filter and said linear filter includes an M-state linear filter and said received data signal includes M groups of individually coded interleaved symbols, said receiver including M of said decoding means and means for applying each of said M groups of symbols to a respective one of said M decoding means.

3. The receiver of claim 1 or 2 including a second Viterbi decoder means for estimating data bits $X_1, X_2 - X_N$ from said received data signal in response to a determination of the most likely sequence of transitions between the states of said convolution encoder.

4. The receiver of claim 1 wherein said 3 or more bits $Z_0, Z_1, Z_2, - Z_N$ include bits Z_0, Z_1, Z_2 produced by coding data bits X_1, X_2 and wherein said decoding means

includes means for estimating data bits X_1 , X_2 from the linear filtered data signal in response to a determination of the most likely sequence of transitions between a combination of the states of said convolution encoder and a subset of the states of said linear filter.

5. The receiver of claim 4 wherein the states of said linear filter are representable by a 3-bit value and wherein said subset includes one of the bits of said 3-bit value.

6. The receiver of claim 4 or 5 wherein said decoding means includes a Viterbi decoder for estimating data bit X_1 and for identifying one of a plurality of cosets of discrete values representing a predetermined number of anticipated outputs of said linear filter.

7. The receiver of claim 6 including means responsive to said linearly filtered signal and to said identified coset of discrete values for estimating data bit X_2 .

8. The receiver of claim 7 wherein the output of said linear filter is representable by 15 different discrete values and wherein each of said plurality of cosets includes a different combination of 3 of said 15 different discrete values, said means for estimating data bit X_2 including means for determining whether the signal level at the output of said linear filter is closer to the intermediate value or to one of the outer values of the 3 discrete values of the identified coset.

9. A data receiver including means for developing a received data signal including a plurality of regularly spaced symbols, each of said symbols representing 3-bits Z_0 , Z_1 , Z_2 produced by coding a first data bit X_1 using a

multi-state convolution coder to derive bits Z_0 , Z_1 and a second data bit X_2 using a modulo-2 precoder to derive bit Z_2 , wherein bits Z_0 , Z_1 identify respective subsets (a-d) of said symbols, each of said subsets (a-d) including two equally spaced symbol values, and bits Z_1 , Z_2 identify respective pairs of said symbols each including two adjacent symbol values, a multi-state linear filter for reducing NTSC co-channel interference defining said received data signal, first decoder means including a Viterbi decoder for estimating data bits X_1 , X_2 from said linearly filtered data signal in response to a determination of the most likely sequence of transitions between a combination of the states of said convolution coder and a subset of the states of said linear filter, second decoder means for estimating data bits X_1 , X_2 from said received data signal, and selection means for selecting said first decoder means or said second decoder means for providing said estimated data bits X_1 , X_2 .

10. The receiver of claim 9 wherein said Viterbi decoder includes a branch metric generator for generating a plurality of branch metrics each representing the distance between the output of the linear filter and the closest value of a respective coset of 3 values, each of said cosets representing the linear difference between the values of the symbols of two said subsets.

11. The receiver of claim 10 wherein said Viterbi decoder includes means for estimating data bit X_1 and for identifying an associated one of said cosets.

12. The receiver of claim 11 including means responsive to said linearly filtered signal and to said identified coset for estimating data bit X_2 .

13. The receiver of claim 12 wherein said means for estimating data bit X_2 includes means for determining whether the signal level at the output of said linear filter is closer to the intermediate value or to one of the outer values of the 3 values of said identified coset.

14. The receiver of any of claims 9 through 13 wherein the states of said linear filter are represented by a 3-bit value V_0 , V_1 , V_2 and wherein said subset includes bit V_1 of said 3-bit value.

15. The receiver of any of claims 9 through 13 wherein said first and second decoder means include a Viterbi decoder means responsive to said selection means for assuming a configuration for performing the function of said first decoder means or a configuration for performing the function of said second decoder means.

16. A Viterbi decoder for decoding a signal generated by a multi-state channel, said Viterbi decoder including a branch metric generator responsive to said received signal for generating plurality of branch metrics, and means responsive to said branch metrics for determining the most likely sequence of transitions between a combination of the states of said convolution encoder and a subset of the states of said channel.

17. The decoder of claim 16 wherein each of said branch metrics represents the distance between the value of said received signal and the closest value of said received signal and the closest value of a respective coset of N values.

18. The decoder of claim 17 wherein said determining means includes means for directly estimating

a first data component of said received signal and for identifying an associated one of said cosets.

19. The decoder of claim 18 including means responsive to said received signal to said identified coset for estimating a second data component thereof.

20. The decoder of claim 19 wherein each of said cosets includes 3 data values and wherein said means for estimating said second data component includes means for determining whether the level of said received signal is closer to the intermediate value or to one of the outer values of the 3 values of said identified coset.

1 / 16




FIG. 1





FIG. 2A




FIG. 2B




FIG. 3

SYMBOL z ₂ z ₁ z ₀	MAPPER SYMBOL LEVEL	SYMBOL SUBSET
000	-7	d
001	-5	c
010	-3	b
011	-1	a
100	+1	d
101	+3	c
110	+5	b
111	+7	a

FIG. 5




FIG. 4

4 / 16

Q_1 (n)	Q_0	Y_2 (n)	Y_1	Z_2 (n)	Z_1	Z_0	R (n)	Q_1 (n+1)	Q_0	V_1 (n+1)	V_0
0	0	0	0	0	0	0	-7	0	0	0	0
0	0	0	1	0	1	0	-3	0	1	1	0
0	0	1	0	1	0	0	+1	0	0	0	0
0	0	1	1	1	1	0	+5	0	1	1	0
0	1	0	0	0	0	1	-5	1	0	0	1
0	1	0	1	0	1	1	-1	1	1	1	1
0	1	1	0	1	0	1	+3	1	0	0	1
0	1	1	1	1	1	1	+7	1	1	1	1
1	0	0	0	0	0	0	-7	0	1	0	0
1	0	0	1	0	1	0	-3	0	0	1	0
1	0	1	0	1	0	0	+1	0	1	0	0
1	0	1	1	1	1	0	+5	0	0	1	0
1	1	0	0	0	0	1	-5	1	1	0	1
1	1	0	1	0	1	1	-1	1	0	1	1
1	1	1	0	1	0	1	+3	1	1	0	1
1	1	1	1	1	1	1	+7	1	0	1	1

FIG. 6





FIG. 7

SUBSTITUTE SHEET (RULE 26)

5 / 16



6 / 16




FIG. 9




FIG. 10




FIG. 11

7 / 16

Q_1, Q_0, V_1, V_0 (n)	V Subset	X_1 (n)	Z_1, Z_0 (n)	Z Subset	$U(n)$ Subset	Coset	Q_1, Q_0, V_1, V_0 (n+1)
0 0 0 0	d	0	0 0	d	(d-d)	A	0 0 0 0
0 0 0 0	d	1	1 0	b	(b-d)	C2	0 1 1 0
0 0 1 0	b	0	0 0	d	(d-b)	C1	0 0 0 0
0 0 1 0	b	1	1 0	b	(b-b)	A	0 1 1 0
<hr/>							
0 1 0 0	d	0	0 1	c	(c-d)	D2	1 0 0 1
0 1 0 0	d	1	1 1	a	(a-d)	B2	1 1 1 1
0 1 1 0	b	0	0 1	c	(c-b)	B1	1 0 0 1
0 1 1 0	b	1	1 1	a	(a-b)	D2	1 1 1 1
<hr/>							
1 0 0 1	c	0	0 0	d	(d-c)	D1	0 1 0 0
1 0 0 1	c	1	1 0	b	(b-c)	D2	0 0 1 0
1 0 1 1	a	0	0 0	d	(d-a)	D1	0 1 0 0
1 0 1 1	a	1	1 0	b	(b-a)	B1	0 0 1 0
<hr/>							
1 1 0 1	c	0	0 1	c	(c-c)	A	1 1 0 1
1 1 0 1	c	1	1 1	a	(a-c)	C2	1 0 1 1
1 1 1 1	a	0	0 1	c	(c-a)	C1	1 1 0 1
1 1 1 1	a	1	1 1	a	(a-a)	A	1 0 1 1

FIG. 12

8 / 16

FIG. 13

$$Z(n)$$

	+7	●	a
	+5	○	b
	+3	○	c
	+1	○	d
Subset	-1	●	a
a	-3	○	b
	-5	○	c
	-7	○	d

	+7	○	a
	+5	●	b
	+3	○	c
	+1	○	d
Subset	-1	○	a
b	-3	●	b
	-5	○	c
	-7	○	d

	+7	○	a
	+5	○	b
	+3	●	c
Subset	+1	○	d
c	-1	○	a
	-3	○	b
	-5	●	c
	-7	○	d

	+7	○	a
	+5	○	b
	+3	○	c
Subset	+1	●	d
d	-1	○	a
	-3	○	b
	-5	○	c
	-7	●	d

	+7	●	a
	+5	○	b
	+3	○	c
	+1	○	d
Subset	-1	●	a
a	-3	○	b
	-5	○	c
	-7	○	d

+14	○	B
+12	○	C
+10	○	D
+8	●	A
+6	○	B
+4	○	C
+2	○	D
0	●	A
-2	○	B
-4	○	C
-6	○	D
-8	●	A
-10	○	B
-12	○	C
-14	○	D

+14	○	B
+12	○	C
+10	○	D
+8	○	A
+6	●	B
+4	○	C
+2	○	D
0	○	A
-2	●	B
-4	○	C
-6	○	D
-8	○	A
-10	●	B
-12	○	C
-14	○	D

+14	○	B
+12	○	C
+10	○	D
+8	○	A
+6	○	B
+4	●	C
+2	○	D
0	○	A
-2	○	B
-4	●	C
-6	○	D
-8	○	A
-10	○	B
-12	●	C
-14	○	D

+14	○	B
+12	○	C
+10	○	D
+8	○	A
+6	○	B
+4	○	C
+2	●	D
0	○	A
-2	○	B
-4	○	C
-6	●	D
-8	○	A
-10	○	B
-12	○	C
-14	●	D

	+7	○	a
	+5	●	b
	+3	○	c
	+1	○	d
Subset	-1	○	a
b	-3	●	b
	-5	○	c
	-7	○	d

+14	○	B
+12	○	C
+10	●	D
+8	○	A
+6	○	B
+4	○	C
+2	●	D
0	○	A
-2	○	B
-4	○	C
-6	●	D
-8	○	A
-10	○	B
-12	○	C
-14	○	D

+14	○	B
+12	○	C
+10	○	D
+8	●	A
+6	○	B
+4	○	C
+2	○	D
0	●	A b-b
-2	○	B
-4	○	C
-6	○	D
-8	●	A
-10	○	B
-12	○	C
-14	○	D

+14	○	B
+12	○	C
+10	○	D
+8	○	A
+6	●	B
+4	○	C
+2	○	D
0	○	A
-2	●	B
-4	○	C
-6	○	D
-8	○	A
-10	●	B
-12	○	C
-14	○	D

c-b

+14	○	D
+12	○	C
+10	○	D
+8	○	A
+6	○	B
+4	●	C
+2	○	D
0	○	A
-2	○	B
-4	●	C
-6	○	D
-8	○	A
-10	○	B
-12	●	C
-14	○	D

$d-b$

$$V(n)$$

	+7	○	a
	+5	○	b
	+3	●	c
Subset	+1	○	d
c	-1	○	a
	-3	○	b
	-5	●	c
	-7	○	d

+14	○	B
+12	●	C
+10	○	D
+8	○	A
+6	○	B
+4	●	C
+2	○	D
0	○	A
-2	○	B
-4	●	C
-6	○	D
-8	○	A
-10	○	B
-12	○	C
-14	○	D

+14	○	B
+12	○	C
+10	●	D
+8	○	A
+6	○	B
+4	○	C
+2	●	D
0	○	A
-2	○	B
-4	○	C
-6	●	D
-8	○	A
-10	○	B
-12	○	C
-14	○	D

+14	○	B
+12	○	C
+10	○	D
+8	●	A
+6	○	B
+4	○	C
+2	○	D
0	●	A
-2	○	B
-4	○	C
-6	○	D
-8	●	A
-10	○	B
-12	○	C
-14	○	D

+14	○	B
+12	○	C
+10	○	D
+8	○	A
+6	●	B
+4	○	C
+2	○	D
0	○	A
-2	●	B
-4	○	C
-6	○	D
-8	○	A
-10	●	B
-12	○	C
-14	○	D

	+7	○	a
	+5	○	b
	+3	○	c
Subset	+1	●	d
d	-1	○	a
	-3	○	b
	-5	○	c
	-7	●	d

+14	●	B
+12	○	C
+10	○	D
+8	○	A
+6	●	B
+4	○	C
+2	○	D
0	○	A a-d
-2	●	B
-4	○	C
-6	○	D
-8	○	A
-10	○	B
-12	○	C
-14	○	D

+14	○	B
+12	●	C
+10	○	D
+8	○	A
+6	○	B
+4	●	C
+2	○	D
0	○	A
-2	○	B
-4	●	C
-6	○	D
-8	○	A
-10	○	B
-12	○	C
-14	○	D

+14	○	<i>B</i>
+12	○	<i>C</i>
+10	●	<i>D</i>
+8	○	<i>A</i>
+6	○	<i>B</i>
+4	○	<i>C</i>
+2	●	<i>D</i>
0	○	<i>A</i>
-2	○	<i>B</i>
-4	○	<i>C</i>
-6	●	<i>D</i>
-8	○	<i>A</i>
-10	○	<i>B</i>
-12	○	<i>C</i>
-14	○	<i>D</i>

+14	○	B
+12	○	C
+10	○	D
+8	●	A
+6	○	B
+4	○	C
+2	○	D
0	●	A $d-d$
-2	○	B
-4	○	C
-6	○	D
-8	●	A
-10	○	B
-12	○	C
-14	○	D

10 / 16




FIG. 15

11 / 16




FIG. 16




FIG. 17

SUBSTITUTE SHEET (RULE 26)

12 / 16




FIG. 18




FIG. 19




FIG. 20




FIG. 21

13 / 16




FIG. 22




FIG. 23




FIG. 24A

SUBSTITUTE SHEET (RULE 26)




FIG. 24B

16 / 16




FIG. 25A




FIG. 25B

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 95/08174

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H04L25/03 H04N7/66 H04N7/24 H04L27/34

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H04N H04L H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATION, vol. 11, no. 1, January 1993 pages 127-135, XP 000378004 LEE-FANG WEI: 'PRECODING TECHNIQUE FOR PARTIAL-RESPONSE CHANNELS WITH APPLICATIONS TO HDTV TRANSMISSION' see page 127, left column, line 21 - line 28 see page 128, left column, line 33 - right column, line 10 see page 128, right column, line 25 - line 28</p> <p style="text-align: center;">--- -/--</p>	1-20

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

26 October 1995

Date of mailing of the international search report

10.11.95

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Ghigliotti, L

INTERNATIONAL SEARCH REPORT

Int'l Application No
PCT/US 95/08174

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	IEEE TRANSACTIONS ON COMMUNICATIONS, FEB. 1988, USA, vol. 36, no. 2, ISSN 0090-6778, pages 222-224, ZEHAVI E. ET AL.: 'On saving decoder states for some trellis codes and partial response channels' see section II ---	1-20
A	IEEE TRANSACTIONS ON COMMUNICATIONS, JULY 1989, USA, vol. 37, no. 7, ISSN 0090-6778, pages 669-676, CHEVILLAT P. R. ET AL.: 'Decoding of trellis-encoded signals in the presence of intersymbol interference and noise' see section III ---	1-20
A	BIGLIERI E. ET AL.: 'INTRODUCTION TO TRELLIS CODED MODULATION WITH APPLICATIONS' 1991, MACMILLAN, NEW YORK, US see section 11.4.1 see example 11.1 see section 11.4.2 ---	1-20
A	US,A,5 087 975 (CITTA ET AL.) 11 February 1992 cited in the application see abstract -----	1,9,16

information on patent family members

PC1/US 95/08174

Form PCT/ISA/210 (patent family annex) (July 1992)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☒ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.